Abstract

In this paper we propose a hardware architecture for high-speed computer-generated hologram generation that significantly reduces the number of memory access times to avoid the bottleneck in the memory access operation. For this, we use three main schemes. The first is pixel-by-pixel calculation, rather than light source-by-source calculation. The second is a parallel calculation scheme extracted by modifying the previous recursive calculation scheme. The last scheme is a fully pipelined calculation scheme and exactly structured timing scheduling, achieved by adjusting the hardware. The proposed hardware is structured to calculate a row of a computer-generated hologram in parallel and each hologram pixel in a row is calculated independently. It consists of and input interface, an initial parameter calculator, hologram pixel calculators, a line buffer, and a memory controller. The implemented hardware to calculate a row of a $1920\times 1080$ computer-generated hologram in parallel uses 168,960 lookup tables, 153,944 registers, and 19,212 digital signal processing blocks in an Altera field programmable gate array environment. It can stably operate at 198 MHz. Because of three schemes, external memory bandwidth is reduced to approximately $1/20,000$ of the previous ones at the same calculation speed.

©2012 Optical Society of America

Cell-based hardware architecture for full-parallel generation algorithm of digital holograms

Young-Ho Seo, Hyun-Jun Choi, Ji-Sang Yoo, and Dong-Wook Kim
Opt. Express 19(9) 8750-8761 (2011)

ASIC chipset design to generate block-based complex holographic video

Young-Ho Seo, Yoon-Hyuk Lee, and Dong-Wook Kim
Appl. Opt. 56(9) D52-D59 (2017)

High-speed computer-generated hologram based on resource optimization for block-based parallel processing

Dong-Wook Kim, Yoon-Hyuk Lee, and Young-Ho Seo
Appl. Opt. 57(13) 3511-3518 (2018)

Fast generation of a high-quality computer-generated hologram using a scalable and flexible PC cluster

Joongseok Song, Changseob Kim, Hanhoon Park, and Jong-Il Park
Appl. Opt. 55(13) 3681-3688 (2016)

Decomposition method for fast computation of gigapixel-sized Fresnel holograms on a graphics processing unit cluster

Boaz Jessie Jackin, Shinpei Watanabe, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota, Yoshio Hayasaki, Toyohiko Yatagai, and Takanobu Baba
Appl. Opt. 57(12) 3134-3145 (2018)